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Background
The layout of an electronics circuit plays an important role in the design and usability of 
many products (Mihajlovic et al. 2007). In computers, communications, and many other 
systems, the flip-flops are fundamental building blocks. They are the important timing 
elements in digital circuits which have great impacts over power consumption and speed. 
The performance of Flip-Flop influence the performance of whole synchronous circuit, 
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particularly in deep pipelined design (Bhargavaram and Pillai 2012). In this study, D Flip-
Flop is considered. The optimum layout design of D Flip-Flop can be defined as an opti-
mization problem. That is solved by the Multi-objective Evolutionary Algorithm (MOEA). 
MOEAs are well-suited for solving several complex multi-objective problems with two or 
three objectives (Lücken et al. 2014). As the performance of most MOEAs for problems 
with four or more conflicting objectives is severely deteriorated (Lücken et al. 2014), for 
this study, we define two conflicting objectives. Here we use a multi-objective evolution-
ary algorithm based on Genetic Algorithm. The non-dominated sorting genetic algorithm-
II, NSGA-II, has questionable exploratory capability (Coello Coello et al. 2007). There are 
three evolutionary processes such as mutation, crossover, and selection. The mutation 
operator is used to increase the diversity of off-springs or generated solutions which is 
inspired by genetic diversity from one generation of population chromosomes to the next. 
The crossover which is inspired by genetic inheritance in parent children is applied to vary 
the situation or features of a chromosome or chromosomes from one generation to the 
next. The selection procedure is done to select the better or more optimum solutions.
In this study, for the proposed problem we will define two objective functions such as 
average power consumption and propagation delay time. They are minimized by pro-
posed FNSGA-II when its three operators are implemented. For multi-objective opti-
mization we are looking for the series of non-dominated solutions that are placed in the 
category of Pareto Front. There will not be any other solution better than non-domi-
nated solutions and no solution will dominate them. The solutions of Pareto Front are 
ranked as the first Front F1 since they are the closest Front to the ideal solution in com-
parison with the other solutions (Coello Coello et al. 2007).
In sequential circuits there are many Flip-Flops. Since changes in the data inputs of a 
gated D latch flip-flop have no effect unless the clock is asserted, the propagation delay 
is not considered when the data inputs are entered (Mohanram 2014). In combinational 
logic circuits the basic blocks are the gates while in sequential logic circuits the flip flops 
are principal building blocks. Flip-Flops are clock based devices. Each flip flop can store 
one bit. D Flip Flop is the best choice in Integrated Circuit design works (Elias 2014). 
The D flip-flop is also known as a “data” or “delay” flip-flop. It captures the value of the 
D-input at a definite portion of the clock cycle and then the captured value becomes out-
put Q. The D flip–flip is one of the most common types of flip-flops. Like all Flip Flops, 
it has the ability to retain one bit of digital information. D flip-flop is applicable for syn-
chronous circuits. In this paper NSGA, NSGA-II, and proposed FNSGA-II are employed 
to find the best channel widths and supply voltage in which the D Flip-Flop has the low-
est average power and propagation delay of proposed dual edge-triggered static D flip-
flop circuit. This study is the further research of the previous article which was the single 
objective optimization of JK Flip-Flop layout sizes based on single objective optimiza-
tion algorithms such as Ant Colony Optimization in Real or continuous domain ACOR, 
Fuzzy-ACOR, Genetic Algorithm GA, and Fuzzy-GA in which one objective function, 
the average power, was considered for minimization (Keivanian et al. 2014a).
Proposed dual‑edge triggered D flip‑flop
The proposed dual-edge triggered static D Flip-Flop is shown in Fig. 1. 
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Overall, the operation of the circuit is to select input DATA and pass it on the output 
channel, Q. As it is illustrated in Fig. 1, the circuit is a synchronous multiplexer that can 
transmit multiple data simultaneously to output Q based on both edges of CLOCK pulse. 
In close view, to analyse the performance of circuit, two NMOSs of M17 and M18 were 
connected to each inverter module (one is M13 and M14, the other is M15 and M16) in 
order to boost their outputs. Back to back connected inverters keep the data when trans-
mission gate is off. At the same time multiplexer transmits this latched data to the inverter 
to pass the correct DATA on the output line Q. Based on Fig. 1, when the CLOCK is low the 
MOSFETs M3, M4 and M18 are all on while M5, M6 and M17 are all off. Hence DATA is 
hold by negative latch and is passed to output line Q. In contrast, whenever CLOCK is high 
then the MOSFETs M5, M6 and M17 will be on but the MOSFETs M3, M4 and M18 will be 
off. In this state, DATA is passed on the output channel Q. So that, in dual edge-triggered D 
flip-flip DATA is put forward to output through both low and high states of CLOCK. Before 
the next CLOCK, if DATA alters this new amount of DATA is held by positive edge latch 
data PELD part and whenever next CLOCK comes and changes from Low to High this 
DATA is conveyed to the output channel Q. On the contrary, before the following CLOCK, 
if DATA changes this new DATA is hold by Negative Edge Latch Data NELD part and once 
next CLOCK arrives and alters from High to Low the DATA reach to the output channel 
Q. Without using M19, M20, M21, M22, M23, and M24 the output does not reach to the 
standard value of high or low level and there will be some transient time states for output 
signals. They should be a series of standard pulses since the input data is in fact a series of 
standard pulses.
The general configuration of multiplexer is shown as the block diagram in Fig.  2 
(Nedovic et al. 2002).
Both positive and negative edges are used to sample the DATA at both edges of 
CLOCK and the appropriate sample is selected for the output Q by a clocked multi-
plexer, MUX. By using the double edge clocking the power in the CLOCK distribu-
tion network is saved. Base on Fig. 2, data is captured or sampled by both edges of the 
CLOCK also the appropriate sample is selected for the Q output (Singh and Sulochana 
2013). In this architecture, the Multiplexer is designed by using two NMOS transistors 
Fig. 1 Proposed dual edge-triggered D flip-flop
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as pass transistors that select either the positive edge or negative edge latched data to 
pass it to output channel based on Fig. 3 (Keivanian et al. 2014b).
We have proposed a new architecture in this literature that is dual edge-triggered Flip-
Flop with NMOS pass-transistors as Multiplexer. In which the DATA can be passed by 
both positive and negative edges of CLOCK. This is more efficient in term of speed com-
pared with single edge triggered Flip-Flop where DATA can only pass to output channel 
in a single triggering state of CLOCK (Singh and Sulochana 2013). In study, the design 
and performance parameters of Dual Edge-Triggered D Flip-Flop circuit to define it as 
an optimization problem are defined as in Table 1.
In this article all the channel lengths are set as the fixed value and equal to 0.18 micron 
L = 0.18 µm, whereas the channel widths are defined as the design parameters in circuit 
layout design literature and as the decision variables in meta-heuristic based optimiza-
tion algorithms’ literature.
Single‑objective optimization
The minimization of average power Pavg (w) is addressed to single objective optimiza-
tion problem and many techniques are demonstrated in this literature (Keivanian et al. 
2014a, b; Keivanian 2014). For example, for single objective optimization of JK flip flop 
Fig. 3 The 2:1 multiplexer with NMOS pass-transistor
Table 1 The design and performance parameters of dual edge‑triggered D flip‑flop in this 
article
Design parameters Performance parameters
Supply voltage (VDD) Total average power (Pt)
PMOS channel width (WPMOS)
NMOS channel width (WNMOS) Propagation delay time (tPD)
Fig. 2 Dual-edge-triggered flip flops
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layout sizes the least dynamic average power obtained was 1.6 nw. But the propagation 
delay was not considered for optimization as a result the layout sizes could not provide 
the optimum speed for the circuit. This encouraged us to study more on the multi-objec-
tive optimization algorithms and the design and performance parameters of proposed 
dual edge-triggered static D flip-flop circuit in order to minimize its dynamic average 
power dissipation and propagation delay.
Multi‑objective optimization
Although single-objective optimization problems may have a unique optimal solution, 
multi-objective optimization problems, MOPs present a possible uncountable set of 
solutions, which when evaluated, produce vectors whose components represent trade-
offs in objective space. Here the objective space is two dimensional including power con-
sumption and delay objectives. In multi-objective optimization area a decision maker 
finally chooses an acceptable solution or solutions by selecting one or more of the solu-
tions (Coello Coello et al. 2007). In this research work, the decision maker in fact is the 
electronic designers who evaluate the conditions and choose a candidate solution from 
the obtained set of solutions that it will have a minimum power delay product value.
The vector of decision variables in the Multi-objective optimization problem is found 
and satisfies the constraints and optimizes the objective functions (Coello Coello et al. 
2007). These functions form a mathematical description of performance of problem 
which are usually in conflict with each other. In this article there is conflict between 
propagation delay and dynamic power dissipation (Singh and Sulochana 2013). The 
design parameters of problem are discovered to find optimum power consumption with 
reasonable delay time. So both will not be ideally obtained and a trade-off between them 
is required. Hence, the term “optimizes” means finding such a solution which would give 
the values of all the objective functions acceptable to the decision maker (Coello Coello 
et al. 2007).
In this article, our goal is to achieve a candidate solution for layout sizes and power 
supply values of circuit that will lead to a circuit with 6.32 PJ power delay product. So we 
firstly try to obtain optimum set of solutions with good performance then select a candi-
date solution from them with PDP = 6.32 PJ.
Decision variables
The decision variables are the numerical quantities or control parameters of an optimi-
zation problem. In this article these quantities are denoted as xi, i = 1, 2, 3. T stands for 
transpose. Then the vector x with 3 decision variables is represented by the relation (1):
Constraints
In most optimization problems some restrictions are proposed because of particu-
lar characteristics or physical limitations. In this study, the channel length is selected 
smaller than the channel width based on the relations (2) and (3). If the channel length 
L is selected as larger value of the channel width W, any change in W along the channel 
(1)XT = [VDD WPMOS WNMOS]
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length will be too small compared with the channel width. Therefore, the electric field 
in the depletion region of the gate junction is assumed perpendicular to the channel 
(i.e., along the y-direction), while the electric field inside the neutral n-channel may be 
assumed to be in the x-direction only. The channel width w and channel length L both 
are figured out in Fig. 4.
The channel length L is from the source to drain, and it is a fixed parameter 
L  =  0.18  µm. As the size of MOSFETs continues to scale down, the channel length 
becomes equal to or less than the depletion layer width of the source and drain junc-
tions, and hence long-channel behavior occurs in short-channel devices(Li 2006).
In this article the following restrictions must be satisfied to meet the physical require-
ments of MOSFETs. All these restrictions are in general named, the constraints, and 
they show also the dependencies of decision variables x and constants involved in the 
problem, as in (2) and (3):
Objective functions
The objective functions f1 (w) and f2 (w), form a vector function f (w) which is defined by 
(4):
There will not one unique solution instead a set of solutions will be produced which 
are based on the Pareto Optimality Theory (Ehrgott 2006).
Dependency between total average power, channel widths, and supply voltage
Three major sources of power dissipation in CMOS VLSI circuits are dynamic, static, 
and the power based on leakage currents that are calculated in (5) to (7).
(2)1µm ≤WNMOS ,WPMOS ≤ 1.8µm, 1v ≤ VDD ≤ 1.8v
(3)L = 0.18 µm <WNMOS ,WPMOS
(4)f (w) = [f1(w), f2(w)]
T
(5)PDynamic = V 2DD · C · fclock · N
Fig. 4 The channel width (W) and the channel length (L)
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In Eq.  (5), N is the number of bits that are transmitted at a time, C represents the 
total capacitance which is the sum of internal capacitance of the circuit and the load 
capacitance at the output node. Also VDD is the power supply and fclock is the frequency 
of the clock (Lyer 2010). The dynamic power is calculated only for switching capacitive 
power but static power and short-circuit power must be computed separately (Knepper 
2009). The dynamic average power contributes the highest power consumption among 
others (Singh and Sulochana 2013). When the transistors are not in switching process, 
the static power is calculated:
In Eq. (6), IDC is the total DC leakage current that is drawn from the power supply to 
the circuit (Chen et al. 2002). The Leakage Power calculation is presented in (7):
In (7), Ipeak is the peak or maximum transient current when the output node voltage is 
rising from threshold voltage VT to VDD − VT or it is falling from VDD − VT to VT. Total 
average power is:
In relation (8) all power values are added together for the calculation of total average 
power in a CMOS integrated dual edge-triggered static D flip-flop circuit. In order to get 
an accurate measurement for total average power, the appropriate range of time is deter-
mined for running a transient simulation in HSPICE software. Since the measurement 
involves an average of the instantaneous power value over the simulation window, selec-
tion of too small or too large transient simulation length may give inaccurate value (Wal-
lace 2006). In this article, 9 CMOS inverters or 18 MOSFETs, two transmission gates, 
two NMOS pass transistors, and other MOSFETs constitutes the different transitions or 
time operations, thus for averaging of total power the simulation length will be as:
In relation (9) the simulation window has the size of 15 × Period in second scale. This 
will be helpful to achieve an accurate average of total power. The corresponding com-
mand statement in HSPICE is:
Based on command (10), total average power is measured in the simulation window of 
120 ns.
In Eq. (11), the dynamic power PDynamic is the highest power consumption among the 
other consumption powers. Also based on (5), PDynamic value depends on squared power 
supply V2DD; so reducing the supply voltage is the most effective way for reduction of the 
(6)PStatic = VDD · IDC






(8)Total Power = PDynamic + PStatic + PLeakagePower
(9)Simulation Window = 15× TClock = 15× 8 ns = 120 ns
(10).MEAS tran AvgPower Avg Power from = 0 ps to = 120 ns






PDynamic + PStatic + PLeakagePower
]
dt
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Total Average Power of the circuit. However it will decrease the speed of the circuit that 
is explained in the next part as 2nd objective function. Reduction in clock frequency 
is another alternative to reduce the dynamic power. Double edge clocking approach is 
adapted in this paper to reduce the clock frequency.
The relation (12) shows that there is a direct relation between V2DD and total average 
power Pt.
Also the total capacitance, C in relation (5) and the rise or fall time in relation (7) all 
depend on channel widths in each inverter (Stiles 2014) that is used in the circuit:
The Eq. (13) indicates that the parameter C relates directly to PMOS and NMOS chan-
nel widths.
The ratio (14) shows that any changes in the channel widths will affect the rise and fall 
time in each inverter (Stiles 2014). Consequently:
The relation (15) shows the direct relation between the channel widths and the Total 
Average Power.
Dependency of propagation delay time tPD to the channel widths W and VDD
Propagation delay time is the time taken from the triggering input transition to the cor-
responding output transition. The transitions are measured from the 50  % point. The 
output node Q is measured relatively to the input clock pulse as it is shown in Fig. 5.
The propagation delay time is calculated by (16):
(12)Total Average Power ∝ V 2DD












WNMOS · (VDD − VTHN )
WPMOS · (VDD − |VTHP |)
]2




Fig. 5 Propagation delay time (tPHL and tPLH)
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In relation (16), tPD is the propagation delay time and inappropriate value for it may 
cause timing problems in while system. In detail view, tPHL and tPLH in inverters are 
measured by (17)
In Eq.  (14), KN and KP are the Trans Conductance parameters that are determined 
through technological properties that are used for fabrication of integrated circuits (µA/
V2) (Stiles 2014). Cload is the load capacitance of inverters in the circuit, and VDD is the 
supply voltage. The dependency of VDD and tPD is presented in (18):
The relation (15) shows that the propagation delay time is inversely proportional to the 
squared supply voltage; therefore increasing the supply voltage is the most effective way 
to reduce the Propagation Delay Time.
When the supply voltage value is increased, the charging current of the switching 
capacitances in the circuit is increased this will decrease the propagation delay through 
the logic, so the maximum frequency of the circuit or the maximum speed of flip-flop is 
increased (Varnes 2013).
Moreover in the transient conductance parameters are shown in (19):
The Eq. (19) presents that the transient conductance parameters are dependent on the 
channel widths. Based on the relations of (16), (17) and (19) the resulting relation is:
The relation (20) indicates that there is a reverse relation between channel width w and 
the total propagation delay (tPD).
Implementations in HSPICE software
The command statements of HSPICE (.sp file) are including: 1. Clock (Low level = GND, 
High level  =  VDD, pulse width  =  4  ns, and period time  =  8  ns), 2. Input Data 
(“1111010110010000” with 7.5 ns time duration for each bit, Low level = GND, and High 
level = VDD), 3.Selection the MOSFETs model, and 4.Transient Analysis and Measure-
ment of Total Average Power and Propagation Delay Time.
MOSFET model for proposed dual edge‑triggered‑static D flip‑flop
In Simulation Program for Integrated Circuit Engineering, SPICE, the models are 
defined for MOSFET devices. These models can be divided into three groups: (a) First 
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Level 28, BSIM2 and Third Generation Models, and (c) BSIM3, Level 7, Level 49 … 
models. The state-of-art models have better performances concerning the short chan-
nel effects, local stress, transistors’ operation in the sub-threshold region, gate Leak-
age tunneling, noise calculations, and temperature variations. In these new models the 
equations can converge better during circuit simulations (Lynn Fuller 2011). The level 49 
model is the enhanced version of BSIM3v3. This compliance includes numerically iden-
tical model equations, and range limit parameters.
Through the DC model comparisons it is concluded that Third generation MOSFET 
models such as Level 7 for OrCAD/PSPICE or Level 49 models for HSPICE give better 
results than any of the first or second generation models.
The level 49 BSIM3 Version 3 MOS Model is originated from UC Berkeley and it has 
been installed as Level 49 in HSPICE software (Moon 1998). The performance of level 49 
has been improved by reducing the complexity of model equation, replacing some cal-
culations with spline functions, and optimizing the compiler. The simulation results will 
have time reduction up to 35 % (Star-HSPICE Manual-Release 2001).
In this article, we have used BSIM3v3 LEVEL  =  49, VERSION  =  3.22 model for 
NMOS and PMOS MOSFETs.
Link between HSPICE and MATLAB
The decision variables VDD, WPMOS, and WNMOS are altered by means of mutation, cross-
over, and selection procedures in NSGA-II in MATLAB software and the result values 
are printed in HSPICE file for example ‘D.sp’. Then HSPICE or namely the fitness eval-
uator is run to read the netlist file like ‘D.lis’ related to two objective function values 
including Total Average Power Pt and Propagation Delay Time tD. The best values for 
them are stored and the algorithm continues until the stopping criteria that is the maxi-
mum iteration number. Both HSPICE and MATLAB software are implemented simulta-
neously and the results are shared with them. Based on Fig. 6 in each of implementations 
MATLAB will produce the layout sizes of MOSFETs in dual edge-triggered D flip-flop 
circuit WPMOS, WNMOS, and the supply voltage value VDD for HSPICE to simulate the 
proposed circuit by using these design parameters. Then the total average power and 
the propagation delay time correspondence to the circuit are evaluated by HSPICE. This 
implementation continues until the least average power and propagation delay time is 
obtained.
Fig. 6 The block diagram of link between MATLAB and HSPICE
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Implementation of MATLAB
As it is shown in Fig.  7 each chromosome includes three genes. These are the design 
parameters of proposed problem. Concerning the number of population, there are 
twenty-seven 27 chromosomes each one has three genes. The NSGA-II operators are 
applied to them.
Initial setting of the parameters in NSGA‑II
The parameters of mutation, crossover, selection, and population size are in Table 2.
As stated in Table 2, the crossover and mutation percentage are determined at the first 
part of algorithm, they determine the number of parents and mutants respectively as 
follow:
The mutation step value is calculated by (23)
By considering the constraints of (2) and (3), the design parameters are generated 
within the interval [Varmin Varmax]. These maximum and minimum values are inspired 
by physical limitations of circuit. The Sigma value affects the exploration capability of the 
algorithm and it is named the mutation step. The coefficient is less than one to decrease 
the computational time and keeps a reasonable exploration capability for algorithm.
(21)Ncross = 2 · round
{






Mutation Percentage × Pop
}
(23)Sigma = 0.1(Varmax − Varmin)
Fig. 7 The chromosomes and genes in NSGA-II for solving the proposed problem
Table 2 Initial setting of the parameters in NSGA‑II




P single point 0.1
P double point 0.2
Mutation percentage 0.4
Mutation rate (mu) 0.02
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Two parameters Single and Double points as the distribution indexes are in (24):
The applied method for the selection step is Roulette Wheel Selection. The index num-
ber generated by the Roulette Wheel Selection function in (25) determines the method of 
crossover:
M is set one or two or three. One refers to single point crossover, two refers to double 
point crossover, and three refers to uniform distribution crossover type.
Non‑dominated sorting genetic algorithms: NSGA and NSGA‑II
In the literature of non-dominated sorting Genetic Algorithm, there is NSGA approach 
that was relatively successful during several years for example in Coello Coello et  al. 
(2007), and Reed et al. (2001), in this study we also implement and apply it for optimiza-
tion of our problem.
Performance measurement: r
In order to investigate how well the algorithms have distributed solutions over the non-
dominated region, we use the Chi square-like deviation form distribution measure used 
elsewhere (Srinivas and Deb 1994).
where q is the number of desired optimal points and (q + 1)-th sub-region is the domi-
nated region, ni is actual number of solutions serving i-th sub-region (niche) of the non-
dominated region, n¯i is expected number of solutions serving i-th sub-region of the 
non-dominated region, and σi2 is the variance of solutions serving i-th sub-region of the 
non-dominated region. Using probability theory Deb estimated σi2 value by (27):
where P is the population size, therefore, an algorithm with a good distributing capacity 
is characterize by the lower deviation value and performance measure r.
Proposed fuzzy NSGA‑II algorithm: FNSGA‑II
The mutation and crossover rates can be changed adaptively during the implementation 
runs. In this part, a fuzzy inference system FIS is proposed to balance between explora-
tion and exploitation capabilities of NSGA-II algorithm, so the Mutation Percentage and 
Crossover Percentage are updated in each iteration step. They will determine the explora-
tion and exploitation respectively.
Some fuzzy rules are defined in FIS system that are fired based on input values, as in 
Table 3.
(24)pUniform = 1− P Single Point − P Double Point
(25)
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Along with the iteration runs, the algorithm may get stuck in a local solution or posi-
tion, in this case the mutation percentage should be increased and the crossover should 
be decreased so the idea comes up to propose a fuzzy inference system based on input 
and output variables in this problem that includes the fuzzy rules in Table 3. Also there 
may be some solutions that are good but in the first iterations of algorithm, in this condi-
tion the crossover should be increased and mutation ought to be reduced. The configu-
ration of Fuzzy NSGA-II algorithm is illustrated in Fig. 8.
Implementation results
Concerning the performance measurement r the lower value for it will lead to the bet-
ter distribution of solutions and for the proposed problem in this article, the electronic 
engineers will have more flexibility in circuit design. Table 4 presents the performance 
measure r multi-objective in the literature of non-dominated sorting genetic algorithm 
like NSGA, NSGA-II, and the newly proposed FNSGA-II in this article.
The measurement results show that the proposed Fuzzy NSGA-II outperforms the 
other comparing algorithms therefore we apply it for optimization of layout sizes and 
power supply in dual edge-triggered static D flip-flop circuit.
We have selected one solution with lower PDP among the first Pareto Front solutions 
for three algorithms to compare them. We can see that the performance of algorithm 
NSGA-II is improved by Fuzzy Inference System because of well trade-off between 
mutation and crossover processes. The candidate obtained power delay product PDP for 
Table 3 The fuzzy rules in FIS system
Rules 1 2 3 4 5
If It is low and
r is high
It is low and
r is low
It is low and
r is medium
It is medium and
r is medium
It is high and
r is low
Then Mutation is high, 
crossover is low
Mutation is low, 
crossover is high





Mutation is low, 
crossover is high
Fig. 8 The block diagram of fuzzy inference system combined with NSGA-II in FNSGA-II algorithm
Table 4 Performance measure r
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FNSGA-II is the best one, 6.32 PJ. This goal is achieved when the design parameters are 
set based on Table 5 values (VDD = 1.21 v, WP = 1.27 μms, and WN = 1.01 µm).
Conclusion
 A new dual edge-triggered static D Flip-Flop with two NMOS MOSFETs is proposed. 
The design parameters including NMOS/PMOS channel widths and power supply VDD 
and performance parameters such as average power consumption and delay are investi-
gated. The required background mathematics showed the relationships between them. 
So a black box of multi-objective optimization algorithm can be defined because the 
input and output variables are clarified. We then proposed a fuzzy inference system FIS 
that contains some fuzzy rules. They are fired during the iteration steps to adaptively 
tune the exploration and exploitation parameters of proposed Fuzzy Non-dominated 
Sorting Genetic Algorithm, NSGA-II. The literature showed that the two parameters 
of GA, Pmutation, and Pcrossover may significantly influence the performance of the algo-
rithm. FNSGA-II handles this problem by performing an automatic adaptation of the 
two parameters of GA taking into account both the global and local optimization, thus 
diminishing the problem of falling into local minima. The exploration parameters are 
decreased during the execution of FNSGA-II aiming to quickly find the optimal solu-
tion. The iterative link between MATLAB’s algorithm and HSPICE layout design cir-
cuit is continued until the stopping criteria, the maximum iteration. Finally FNSGA-II 
proposed in this paper enables finding solutions that are better distributed the region 
of solutions of two objective functions. The layout design of suggested Dual Edge-Trig-
gered Static D Flip-Flop Circuit is completed because the optimum values for PMOS 
and NMOS channel widths WPMOS and WNMOS also the optimum amount for power 
supply value VDD are obtained by FNSGA-II and base on these values the circuits met 
the minimum average power and propagation delay time. The power delay product PDP 
became 6.32 PJ that is good for critical design sensitive to the time and power.
Authors’ contributions
FK: Proposing an optimum fuzzy inference system to adaptively harness the control parameters of non-dominate sort-
ing genetic algorithm in fuzzy NSGA-II with fuzzy rules and that is applied for multi-objective optimization of a newly 
proposed dual edged trigger D Flip-Flop circuit layout design, NM presentation of background mathematics to show the 
relationship between the design and performance parameters for definition of the circuit layout design as an optimiza-
tion problem, and AB: In simulation parts and obtaining optimum design parameters for MOSFET channel widths and 
power supply. All authors read and approved the final manuscript.
Table 5 Candidate Solutions obtained by algorithms
Algorithm Design parameters Performance parameters Power delay prod‑
uct (PDP) (PJ)
FNSGA-II VDD = 1.17 v Total average power Pt = 172 µw 6.32
WPMOS = 1.37 µm
WNMOS = 1.02 µm Propagation delay td = 3.676e−08
NSGA-II VDD = 1.21 v Total average power Pt = 175 µw 6.65
WPMOS = 1.27 µm
WNMOS = 1.01 µm Propagation delay td = 3.8e−08
NSGA VDD = 1.30 v Total average power Pt = 180 µw 7.20
WPMOS = 1.15 µm
WNMOS = 1.00 µm Propagation delay td = 4e−08
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